

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problems Mailbox.**



(11)

EP 0 889 540 A1

EUROPEAN PATENT APPLICATION

(12)

(43) Date of publication:
07.01.1999 Bulletin 1999/01

(51) Int Cl.⁶: **H01Q 3/26, H04B 7/08**

(21) Application number: 98304938.8

(22) Date of filing: 23.06.1998

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(72) Inventors:

- Busking, Erik Bert
2564 TK Den Haag (NL)
- van Nee, Richard D.J.
3454 CG De Meern (NL)

(30) Priority: 03.07.1997 US 887856


(74) Representative:
Buckley, Christopher Simon Thirsk
Lucent Technologies (UK) Ltd,
5 Mornington Road
Woodford Green, Essex IG8 0TU (GB)

(71) Applicant: LUCENT TECHNOLOGIES INC.
Murray Hill, New Jersey 07974-0636 (US)

(54) **Delay line antenna array system**

(57) An antenna array system combines the antenna signals from separate antennas (14a,14b) using at least one delay (22) in the RF path of an antenna. In certain embodiments, the antenna array system combines (at 16) the antenna signals in the Radio Frequency

(RF) domain before analog-to-digital (A/D) conversion (16), thereby reducing the amount of hardware required when compared to antenna array systems where the antenna signals are combined digitally. The antenna array system may select parameter settings for the antenna array to provide enhanced performance.



EP 0 889 540 A1

Description

BACKGROUND OF THE INVENTION5 **1. Field of the Invention**

The present invention relates to antenna arrays in general and, more particularly, to a delay line antenna array system.

10 **2. Description of the Related Art**

Antenna arrays have advantages over single, omnidirectional antennas due to three general characteristics of antenna arrays. First, antenna arrays provide a signal-to-noise ratio (SNR) gain equal to the number of antennas. Second, antenna arrays can reduce multipath delay spread and fading fluctuations of the received signal because the antenna array can focus on the reception of one or more strong path signals with low relative delays while signals with large excess delays can be attenuated. Third, antenna arrays can separate signals from different users transmitting at the same frequency. These three characteristics for antenna arrays enhance the capacity of wireless, indoor and outdoor networks.

A disadvantage associated with antenna arrays is complexity. Multiple receivers are needed, one for each antenna, and existing methods of combining the different antenna signals are rather complicated and costly. For example, if the different antenna signals are combined digitally, analog-to-digital converters are required for the different antennas. Accordingly, an antenna array system is needed which provides the advantages associated with antenna arrays while reducing the complexity and costs of current antenna array systems.

25 **SUMMARY OF THE INVENTION**

The present invention relates to an antenna array system which combines the antenna signals from separate antennas using at least one delay in the RF path of an antenna. In certain embodiments, the antenna array system combines the antenna signals in the Radio Frequency (RF) domain before analog-to-digital (A/D) conversion, thereby reducing the amount of hardware required when compared to antenna array systems where the antenna signals are combined digitally. In accordance with other aspects of the present invention, the antenna array system selects delay settings for the antenna array to provide enhanced performance.

BRIEF DESCRIPTION OF THE DRAWING

Other aspects and advantages of the present invention may become apparent upon reading the following detailed description and upon reference to the drawings in which:

- FIG. 1 depicts a general block diagram of a receiver using an embodiment of the antenna array system according to the principles of the present invention;
 FIG. 2 depicts in block diagram form another embodiment of the antenna array system according to the principles of the present invention;
 FIG. 3 depicts a flow chart showing an embodiment of the operation of the antenna array system according to certain principles of the present invention; and
 FIG. 4 shows a particular embodiment of a variable delay as a cascade of switchable delay lines according to other principles of the present invention.

DETAILED DESCRIPTION

Illustrative embodiments of the antenna array system according to the principles of the present invention are described below as the antenna array system might be implemented to reduce costs and enhance performance of a wireless receiver.

FIG. 1 shows a simple block diagram of a receiver 10 using a simple embodiment of the antenna array system 12 according to the principles of the present invention.

The antenna array system 12 includes separate antennas 14a and 14b which have spatial separation and/or different polarisations. A combiner 16 combines the signals from the separate antennas 14a and b. In certain embodiments, the antenna signals are physically combined in the RF domain before analog-to-digital (A/D) conversion by an A/D converter 18 in the remainder 20 of the receiver 10. The antenna 14b is connected to a delay 22. The delay 22 can be

set to a delay invoking a lagging phase rotation of the center frequency of the channel to be received. For example, in this particular embodiment, the delay 22 can be set to lagging phase rotations of 0, 90, 180 or 270 degrees. Alternatively, the delay 22 can be set to other phase rotations, and the differences between the phase rotations are not necessarily equal. Additionally, in this particular embodiment, a single delay 22 is shown in the path of the antenna 14b, but an additional delay is possible in the path of the antenna 14a.

The antenna array system 12 includes processing circuitry 24 which can include a microprocessor (not shown) running software, memory (not shown) and/or detection circuitry (not shown) according to aspects of the present invention. The processing circuitry 24 can alternatively be a portion of receiver control circuitry and/or a digital signal processor (DSP). Additionally, the processing circuitry can include an application specific integrated circuit(s) and/or various discrete components.

In this particular embodiment, the processing circuitry 24 sets a delay line 22 to rotate the center frequency of the channel to be received to zero (0) degrees. Upon reception of a transmitted signal in the receive channel, the processing circuitry 24 of this particular embodiment obtains signal quality information for the transmitted signal in the receive channel at 0 degrees and retains the result. In this particular embodiment, the processing circuitry 24 stores the result in a memory location 1. In this particular embodiment, the signal processing information is provided over line 31 from a demodulator 33 using a DSP. Depending on the application, the processing circuitry 24 can measure and determine signal quality information from the transmitted signal. The processing circuitry 24 can also receive and use signal quality information from the demodulator 33 without requiring additional calculation, or the processing circuitry 24 can receive signal quality information measured by other components and perform additional calculations and manipulation of the signal quality information to obtain the desired signal quality information. Signal quality information can include a power estimate from the Automatic Gain Control (not shown) and/or the Mean Square Error from the equalizer (not shown). Alternatively, line 32 can provide received voltage which in some applications can give sufficient information.

The processing circuitry 24 then sets the delay line 22 to rotate the center frequency of the channel to be received to -90 degrees. Upon receiving the transmitted signal in the receive channel, the processing circuitry 24 obtains the signal quality and stores the result in a memory location 2. Next, the processing circuitry 24 sets the delay line 22 to rotate the center frequency of the channel to be received to -180 degrees. Upon receiving the transmitted signal in the receive channel, the processing circuitry 24 obtains the signal quality of the received signal and stores the result in memory location 3. Finally, in this particular embodiment, the processing circuitry 24 sets the delay line 22 to rotate the center frequency of the channel to be received to -270 degrees. Upon receiving the transmitted signal in the receive channel, the processing circuitry 24 obtains the signal quality and stores the result in a memory location 4. In this particular embodiment, the processing circuitry 24 examines the contents of the above memory locations 1-4 and selects which delay line setting resulted in the desired signal quality with respect to the applied quality measure. The processing circuitry 24 sets the delay line 22 to the corresponding setting and proceeds in processing the remainder of the received signal in the channel to be received. Alternatively, the desired signal quality for an antenna path can be determined by using a variable storing the most desirable signal quality value and a variable storing the corresponding delay value for the path and replacing those values when a more desirable signal quality measurement for the antenna path is made.

FIG. 1 shows the signal path for the antenna 14b comprising the delay line 22 and a switch 30. The signal path for the antenna 14b is shown in FIG. 1 directly connected to the combiner 16. In certain embodiments, the processing circuitry 24 can disconnect the signal path for the antenna 14b using the switch 30. After which, the processing circuitry 24 determines the signal quality of the transmitted signal through the signal path of the antenna 14a only and stores the result in an extra memory location 5. As such, the processing circuitry 24 can examine the signal quality of the transmitted signal with only the antenna 14a in addition to the signal quality measurements for the various delay settings in the signal path of the antenna 14b. If the signal quality of the transmitted signal with only the antenna 14a is desired, the processing circuitry 24 can proceed in processing the remainder of the received signal with only the antenna 14a.

FIG. 2 shows a block diagram of an embodiment of a receiver 40 which uses more than two (2) antennas according to the principles of the present invention. This particular embodiment has n circuit paths where path i is the i th path for $i = 1 \dots n$. Each path i has an antenna 14i (A_i), a delay line 22i (D_i), a switch 30i (S_i) and optionally a low noise amplifier 32i (G_i). The low noise amplifier 32i can be configured to replace the switch S_i to turn the path i off and on. The delay line 22i, the switch 30i and the amplifier 32i can be cascaded in a different sequence. The outputs of all the paths i are summed by the combiner 16 and fed to the remainder 20 of the receiver 40. In this embodiment, the remainder 20 of the receiver 40 includes an analog-to-digital conversion of the output from the combiner 16.

In this particular embodiment, the switch 30a of the first path is always on, so the switch 30a can be removed. The delay line 22a (D_1) in this particular embodiment only provides a reference rotation $D_1=0$. Alternatively, different delay values or settings for the delay line 22a can be examined, and the path 1 of the antenna 14a can operate in the same manner as other paths i with minor changes in the described scheme. In this particular embodiment, each of the other delay lines 22b-n (D_2-D_n) are capable of decrementing the phase of the center frequency of the band in m discrete steps as controlled by processing circuitry 44. For each of the delay lines 22b-n (D_2-D_n), the processing circuitry 44

can decrement the phase of the center frequency from 0 to almost 360 degrees, i.e., $d_j = [0, (1 \cdot 360)/m, (2 \cdot 360)/m, \dots, ((m-1) \cdot 360)/m]$. Although in this particular embodiment the decrements are equal, the phase decrements or shifts are not necessarily equal.

The processing circuitry 44 adjusts the delay values for the delays 22a-n for enhanced reception in an effective, efficient and simple manner according to the principles of the present invention. Initially, reception of the transmitted signal occurs using only the antenna 14a (path 1), and the processing circuitry 44 receives and/or determines the signal quality value for the transmitted signal and retains the signal quality value, for example, by storing the signal quality value in memory as a variable. Next, the processing circuitry 44 switches on the second antenna 14b (path 2) by sending a signal to the switch 30b (S_2). The path 2 starts with a phase zero delay (d_1), and in this particular embodiment, the processing circuitry 44 stores the signal quality for the received signal in another memory location for comparison with the other delay values $d_2 \dots d_m$ in determining the best signal quality value for the path 2. The processing circuitry 44 then changes the delay value d_j of the delay 22b in decremental steps and at each step in this particular embodiment, the processing circuitry 44 determines the signal quality for the received signal and compares the current signal quality value for the path 2 with the previous best signal quality value for the path 2. The processing circuitry 44 determines the best signal quality measure and corresponding delay for the path 2 and sets the delay 22b to the delay value d_j . Additionally, an overall best signal quality measure variable can be maintained throughout the procedure, and if a path i with any of its delays d_j does not improve the overall best signal quality measure, the processing circuitry 44 can turn off that path i .

After the delay 22b for the path 2 is set, the processing circuitry 44 adds path 3 (if there is a path 3), and the delay 22c is set following the same procedure as described for the path 2. As such, as the paths i are being added, the processing circuitry 44 sets the delays i to the best delay settings or values d_j for each path i in a sequential and cumulative manner. Alternatively, the processing circuitry 44 could determine and retain which paths provided the highest signal quality and set the corresponding delay lines 22i to the best delay settings d_j found after all the paths have been examined.

FIG. 3 shows a flow diagram of a particular embodiment of the operation of the antenna array system 42 (FIG. 2) according to certain principles of the present invention. In this particular embodiment, the processing circuitry 44 retains the best signal quality value and the corresponding best delay j for each path i . As the signal quality for the received signal is determined for each delay value d_j , the processing circuitry 44 sets the delay 22i to the delay value resulting in the best signal quality value for the path i . Initially, the processing circuitry 44 turns off the switches 20b-n (S_2-S_n) at step 50 and sets the delay 22a to an arbitrary delay value, such as zero (0) degrees. The receiver 40 receives the transmitted signal using only the antenna 14a (path 1), and the processing circuitry 44 determines the signal quality of the received signal and stores the signal quality measure as the initial overall best signal quality measure at step 52. Alternatively, the processing circuitry 44 could cycle through decremental delays for the delay 22a of the path 1, determine the signal qualities for the various delay values of the path 1, and maintain the delay value corresponding to the best signal quality measure for the path 1.

The processing circuitry 44 then establishes a loop 54 to cycle through the remaining paths 2 through n , and for each path i , the processing circuitry 44 in this particular embodiment determines the best signal quality for the received signals and the corresponding delay. If the signal quality for the received signal with the current path i and a current delay value d_j is better than the best signal quality measure for the path i , the processing circuitry 44 replaces both the best signal quality measure for the path i with the improved signal quality value and the previous best delay value with the new delay value d_j . As shown, the block 54 starts with $i=2$, and the processing circuitry 44 adds the second antenna 14b (path 2) at step 56. Step 56 will sequentially add a new path i , and at step 57, the best signal quality for the new path i is initially set at 0 in this particular example. The processing circuitry 44 establishes another loop 58 from 1 to m for j to cycle through the decremental delays d_j for each path i . At step 60, the delay for the path i is set to an initial delay value d_j . At step 61, the processing circuitry 44 measures the signal qualities of the received signals with the path i added having a delay value d_j for the delay 22b.

At step 62, the processing circuitry 44 determines whether the current signal quality measure for the path i is greater than the previous best signal quality measure for the path i . If not, the processing circuitry proceeds to the block 58 to provide another phase delay value d_j for the path i . If so, the processing circuitry 44 proceeds to step 64 to set the best signal quality value D_i for the path i as the current signal quality measure which improves the current best signal quality for the received signal. The processing circuitry 44 sets the best delay value D_i for the path i with the delay value corresponding to the best signal quality value for the path i at step 66. After the processing circuitry 44 has measured the signal quality of the received signal for all the delay values d_j for the path i , the processing circuitry 44 determines at step 68 if the best signal quality of the path i has improved the overall best signal quality. If the best signal quality for the path i is greater than the current overall best signal quality, the processing circuitry 44 sets the overall signal quality to the best signal quality at step 70 because the path i with the delay 22i set to delay D_i improves the overall signal quality. If the best signal quality for the path i does not improve the overall signal quality, the processing circuitry turns off the path i at step 72.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

The processing circuitry then proceeds to block 54 to add the next path i. The next path i is examined in the same manner as the previous path. If all the paths i have been examined, the processing circuitry 44 will receive signals using the paths and the delay settings obtained through this particular embodiment. The processing circuitry 44 can maintain these delay settings until the receiver 40 (FIG. 2) determines that the procedure must be invoked again.

Alternative control schemes are possible. For example, the processing circuitry 44 could use all the paths i and use the delay values resulting in the best signal quality values for each path i without turning off any paths i. Alternatively, the processing circuitry 44 can store all the signal quality measurements along with the corresponding stored values of path and delay and perform additional and/or continuous analysis of the signal quality measurements to reset the paths i and corresponding delays 22i. Additionally, the order in which paths i and/or delays d_i for each path i are examined can be changed.

A pseudo-code procedure implementing a particular embodiment of the operation of the antenna array system according to the principles of the present invention can be written as follows:

ATTORNEY DOCKET NO.: 297-010577-US (PAR)

BEGIN

Turn Switch_i with i = 2..n all off;

(*to commence only with Path 1*)

Overall Best Signal Quality = 0;

Measure Signal Quality and store in memory with corresponding i and j values;

(*in this case i=1, j=arbitrary*)

FOR i=2 to n (*Successively adding Paths by closing Switch_i*)

DO

BEGIN

Add Path_i;

Best Signal Quality = 0;

For j=1 to m (*delay line of Path_i is switched stepwise*)

DO

BEGIN

Set delay of path i to j

Measure Signal Quality and store in memory with corresponding i

and j values;

IF Signal Quality > Best Signal Quality

THEN

BEGIN

Best Signal Quality := Signal Quality;

Best Delay = j; (*The i-th path gets delay setting j*)

END;

END;

Set delay of path i to Best Delay

if Best Signal Quality > Overall Best Signal Quality,

Overall Best Signal Quality = Best Signal Quality;

else turn off switch i

END;

END.

FIG. 4 shows a particular embodiment of a delay line 22 (FIG. 1, FIG. 2) which can be used in particular embodiments according to the principles of the present invention. The delay line 22i includes (micro)stripline elements 80a and 80b and corresponding switches 82a and 82b. The processing circuitry 44 (FIG. 2) sends control signals over line 84 to control the different switches 82a and b. By controlling the switches 82a and b, the processing circuitry 44 can change the delay value d_i for the variable delay 22i in steps according to the principles of the present invention. For example, the processing circuitry 44 could start examining the various delay values d_i for the path i with the switches 82a and 82 b in the bottom position for the smallest delay. The processing circuitry 44 could change the delay value

cited United States Patent Nos. US 5,068,668, US 5,149,395 and US 5,154,014. d_i for the delay 22i by switching the switches 82a to the top position to introduce the delay value associated with the stripline element 80a. To increase the delay value d_i even further, the processing circuitry 44 could switch the switches 82b to the top position to introduce the delay of the stripline element 80b. In this particular embodiment, only two stripline elements 80a and 80b are shown, but additional stripline elements can be added to increase the amount of delay and/or to increase the resolution between the different delay values for the delay 22i. Additionally, the stripline elements could be different, thereby introducing differing amounts of delay. Finally, the delay d_i for the delay line 22i could be such that the corresponding phase rotation exceeds 360 degrees.

Accordingly, the present invention provides an antenna array system for a wireless receiver that provides enhanced performance with a relatively simple solution. The antenna array system according to the principles of the present invention provides quick and efficient enhancement of signal reception by using an antenna array with at least one antenna path having a delay. The delay value of the delay can be varied, and the delay value resulting in a desirable signal quality as measured by a signal quality measurement(s) is maintained. In accordance with certain aspects of the present invention, the antenna array system provides enhanced performance in a relatively short training time by starting with one antenna (path 1), adding a second antenna (path 2), varying the delay value associated with the second antenna to find a delay configuration which provides the relative best signal quality for the received signal. In certain embodiments, a third antenna (path 3) or more is added in this sequential manner, and the delay values are varied according to the principles of the present invention to find a new delay configuration resulting in a new relatively best signal quality for the received signal.

Certain embodiments of the antenna array system according to the principles of the present invention continue determining delay configurations resulting in better signal quality until all antennas and their associated delays are connected and/or have been examined. Other embodiments can stop determining delay configurations resulting in better signal qualities once a desired signal quality is achieved. Especially in the case of a two antenna array, the delay configuration resulting in enhanced signal reception is realized very quickly which is very important in novice wireless applications in which the training time has to be designed as short as possible. Thus, the antenna array system according to the principles of the present invention provides enhanced receiver performance and the advantages of antenna arrays without the costs or drawbacks associated with current antenna arrays.

Alternative configurations of the antenna array system according to the principles of the present invention are possible which omit or add components, use different schemes, use different delays and/or different delay steps, and/or perform variations of the above-described antenna array system and control thereof. For example, the delay lines 22i (FIG. 2) could be chosen to have particular delay ratios, such as 1:2:4 This binary configuration enables n control lines from the processing circuitry 44 (FIG. 2) to set 2^n delays. Other alternative embodiments can be used which are encompassed by the principles of the present invention to provide rapid enhancing of signal reception by using an antenna array of at least two antennas with at least one variable delay and summing the signals from the two paths after the variable delay.

The antenna array system has been described as being comprised several simple components, but it should be understood that the antenna array system and portions thereof can be employed using other forms of delays, switching arrangements, and processing circuitry and variations in the antenna array system and control configuration. For example, the processing circuitry or portions thereof could be employed in existing processing circuitry such as the receiver control processor or digital signal processor. Additionally, the antenna array system according to the principles of the present invention can be implemented utilizing various combinations of application specific integrated circuits, software driven processing circuitry, and/or other arrangements of discrete components. What has been described is merely illustrative of the application of the principles of the present invention. Those skilled in the art will readily recognize that these and various other modifications, arrangements and methods can be made to the present invention without strictly following the exemplary applications illustrated and described herein and without departing from the spirit and scope of the present invention.

Claims Informative Disclosure Statement Further Search Report

1. An antenna array system, said system CHARACTERIZED BY: a first antenna receives communication signals and corresponds to a first path for said communication signals; a second antenna receives communication signals and corresponds to a second path for said communication signals, said second path having a delay for said communication signals; and a combiner coupled to said first path and said second path, receives said communication signals from said first and second paths and combines said communication signals from said first and second paths.

2. The antenna array system of claim 1 CHARACTERIZED IN THAT said combiner combines said communication

INFORMATION DISCLOSURE

CITATION FORM FOR

3. The antenna array system of claim 2 CHARACTERIZED BY a switch connected in said second path which turns said second path off and on.

4. The antenna array system of claim 2 CHARACTERIZED BY a low noise amplifier connected in said second path.

5. The antenna array system of claim 4 CHARACTERIZED IN THAT said low noise amplifier is configured to act as a switch and turn said second path off and on.

6. The antenna array system of claim 2 CHARACTERIZED IN THAT said delay is a variable delay and processing circuitry is configured to control said variable delay to change the delay of said variable delay.

7. The antenna array system of claim 2 CHARACTERIZED IN THAT said first path includes a delay.

8. The antenna array system of claim 1 CHARACTERIZED IN THAT said delay is configured as a controllable delay line constructed of a cascade of switchable delay lines to provide variable delays.

9. An antenna array system, said system CHARACTERIZED BY:

a plurality of antennas receiving communication signals, each antenna corresponds to a separate path for said communication signals;

a delay in at least one of separate paths; and

a combiner coupled to said separate paths, receives said communication signals from said separate paths and combines said communication signals from said separate paths.


10. The antenna array system of claim 9 CHARACTERIZED BY a plurality of said separate paths having delays.

FOREIGN PATENT DOCUMENTS


EP 338454 A1 11/20/95 Europe

Lucent Technologies Inc

OTHER DOCUMENTS Filed As Prior Art Pages: 1-1 Known



Europäisches Patentamt
European Patent Office
Office européen des brevets



EP 0 889 540 A1

FIG. 3

EUROPEAN PATENT APPLICATION

(12)

(43) Date of publication:
07.11.1999 Bulletin 1999/01

(21) Application number: 98304950.3

(22) Date of filing: 23.06.1998

(34) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(50) Priority: 08.07.1997 US 585435

(71) Applicant: LUCENT TECHNOLOGIES
Murray Hill, New Jersey 07974-0600 (US)

START

(51) Int. Cl. H01Q 3/25, H04B 7/08

TURN OFF ALL S_i
FOR $i=2..n$

OVERALL-BEST
SIGNAL QUALITY =
MEASURE SIGNAL
QUALITY

(72) Inventors:
Busking, Erik Bart
2564 TK Den Haag (NL)
van Nee, Richard D.J.
3454 CG De Meern (NL)

FOR $i=2$ TO n

(73) Assignee:
Buckley, Christopher Simon Thirsk
Lucent Technologies (UK) Ltd,
5 Morningside Road
Woodford Green, Essex IG8 0TU (GB)

TURN ON SWITCH i

(35) Delay the antenna array system

(37) An antenna array system comprising the antenna array and a delay circuit (22) in the RF path of the antenna array system. The antenna array system may be used for parameter settings for the antenna array to provide improved performance.

BEST SIGNAL
QUALITY $i=0$

(38) domain be an analog-to-digital (A/D) converter on the signals from separate antennas (14) thereby reducing the amount of hardware required in the antenna array system where the antenna array system is combined digitally. The antenna array system may be used for parameter settings for the antenna array to provide improved performance.

FOR $j=1$ TO m

SET DELAY i TO
 d_j

IS BEST
 $SQ_i >$ OVERALL
BEST SQ ?

MEASURE SIGNAL
QUALITY i (SQ_i)

OVERALL BEST
 $SQ =$ BEST SQ_i

TURN OFF
SWITCH i

$SQ_i >$ BEST SQ ?

BEST- $SQ_i = SQ_i$

$D_i = d_j$

Description

BACKGROUND OF THE INVENTION

1. Field of the invention

The present invention relates to antenna arrays in general and more particularly to a delay line antenna array system.


2. Description of the Related Art

Antenna arrays have advantages over single, omnidirectional antennas due to three general characteristics of antenna arrays. First, antenna arrays provide a signal-to-noise ratio (SNR) gain equal to the number of antennas. Second, antenna arrays can reduce multipath delay spread and fading fluctuations of the received signal because the antenna array can focus on the reception of one or more strong path signals with low relative delays while signals with large excess delays can be attenuated. Third, antenna arrays can separate signals from different users transmitting at the same frequency. These three characteristics for antenna arrays enhance the capacity of wireless, indoor and outdoor networks.

A disadvantage associated with antenna arrays is complexity. Multiple receivers are needed, one for each antenna, and existing methods of combining the different antenna signals are rather complicated and costly. For example, if the different antenna signals are combined digitally, analog-to-digital converters are required for the different antennas. Accordingly, an antenna array system is needed which provides the advantages associated with antenna arrays while reducing the complexity and costs of current antenna array systems.

SUMMARY OF THE INVENT

The present invention relates to an antenna array system which combines antenna signals from separate antennas using at least one radio frequency (RF) path of an antenna. In one embodiment, the antenna array system combines the antenna signals in the Radio Frequency (RF) domain before analog-to-digital (A/D) conversion, thereby reducing the amount of hardware required when compared to antenna array systems where the antenna signals are converted digitally. In accordance with other aspects of the present invention, the antenna array system selects relay



2. It depicts a general block diagram of a receiver using an amplitude-modulated antenna array system according to the design of the present invention.

10-1-76 DIS IN BOOK INFORMATION. Another person made the call to the system according to the records
in Chicago, Cleveland

FIG. 3 depicts a flow chart showing an embodiment of the operation of the antenna array system according to certain principles of the present invention; and

Fig. 4 shows a particular accommodation of the variable delay as a function of the variable delay lines according to other approaches to the present invention.

DETAILED DESCRIPTION

Restrictive embodiments of the antenna array system according to the principles of the present invention are defined below as the antenna array system might be implemented to achieve cost and enhance performance of a wireless receiver.

1. The antenna array system of claim 1, comprising a second antenna array system, the second antenna array system comprising a second antenna array, a second antenna array controller, and a second antenna array processor, the second antenna array controller being configured to control the second antenna array to transmit a second signal, the second antenna array processor being configured to process the second signal, the second antenna array system being configured to transmit the second signal to the second antenna array.

[illegible]

set to a delay involving a lagging phase rotation of the carrier frequency of the channel to be received. For example, in this particular embodiment the delay 22 can be set to lagging phase rotations of 90, 180 or 270 degrees. Alternatively, delay 22 can be set to other phase rotations, and the differences between the phase rotations are not limited to 90 degrees.

European Patent

EUROPEAN SEARCH REPORT

EP 98 30 4938

Office

The antenna array system 12 includes processing circuitry 24 which can include a microprocessor (not shown) and a memory. The processing circuitry 24 can be configured to receive a signal from the antenna array system 12 and to process the signal. The processing circuitry 24 can also receive and process a signal from the antenna array system 12 and to process the signal. The processing circuitry 24 can also receive and process a signal from the antenna array system 12 and to process the signal.

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (In C.L.S.)
X	EP 0 709 974 A (NORTHERN TELECOM LTD) 19 May 1996 * page 2, column 45-53 * page 4, line 8 - page 5, line 1; figure 4 In this particular embodiment, the signal processing circuitry 24 can also receive and process a signal from the antenna array system 12 and to process the signal.	1-3, 6-10	H01Q3/26 H04B7/08
X	EP 0 344 833 A (HIRSCHMANN RICHARD GMBH CO) 6 December 1989 * column 7, line 48 - column 9, line 17; figure 1 In this particular embodiment, the signal processing circuitry 24 can also receive and process a signal from the antenna array system 12 and to process the signal.	1-3, 6-10	
X	EP 0 416 264 A (HUGHES AIRCRAFT CO) 13 March 1991 * column 2, line 43 - column 5, line 20; figures 1, 2 In this particular embodiment, the signal processing circuitry 24 can also receive and process a signal from the antenna array system 12 and to process the signal.	1, 8-10	
X	US 5 084 708 A (CHAMPEAU ANDRE ET AL) 28 January 1992 * column 4, line 40 - column 5, line 7; figures 1, 2 In this particular embodiment, the signal processing circuitry 24 can also receive and process a signal from the antenna array system 12 and to process the signal.	1, 8-10	
X	US 4 757 318 A (PULSIFER PAUL I ET AL) 12 July 1988 * column 2, line 51 - column 3, line 27 * column 4, line 3-29; figures 2, 3 In this particular embodiment, the signal processing circuitry 24 can also receive and process a signal from the antenna array system 12 and to process the signal.	1, 8-10	
X	EP 0 704 984 A (DELCO ELECTRONICS CORP) 3 April 1996 * column 7, line 53 - column 8, line 44; figures 4, 5 In this particular embodiment, the signal processing circuitry 24 can also receive and process a signal from the antenna array system 12 and to process the signal.	1, 9	
Y	US 5 475 875 A (KATSUYAMA TSUTOMU ET AL) 12 December 1995 * column 3, line 15 - column 4, line 67; figures 1, 2 In this particular embodiment, the signal processing circuitry 24 can also receive and process a signal from the antenna array system 12 and to process the signal.	4, 5	

The present search report has been drawn up for all claims

Place of search THE HAGUE	Date of completion of the search 18 September 1998	Examiner Van Dooren, G.
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document</p> <p>T: theory or principle underlying the invention E: existing patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons B: member of the same patent family, corresponding document</p>		

EPO FORM 1803 (03.02.94) (001)

can decrement the phase of the center frequency from 0 to almost 360 degrees, i.e. $\phi_c = [0, (1/360) \cdot m, (2/360) \cdot m, \dots, (m-1/360) \cdot m]$. Although in this particular embodiment the decrements are equal, the phase decrements or shifts are not necessarily equal.



European Patent

EUROPEAN SEARCH REPORT

Application Number

EP 98 30 4938

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (INCL. CL.)
A	PATENT ABSTRACTS OF JAPAN vol. 0605, no. 063 (E-054) 28 April 1981 & JP 56 013805 A (TOSHIBA CORP; OTHERS; 01) pr 10: February 1981 Abstract: A measure and corresponding delay for each delay line is determined by measuring the signal quality and an overall best signal quality measure variable can be determined. With a delay line that does not improve the overall best signal quality, the delay line is set to the processing circuitry 44. The delay line 22b for the path 2 is set, the processing circuitry 44 performing the same procedure as described for the path 2. The processing circuitry 44 sets the delay line to the best delay setting for each delay line. Alternatively, the processing circuitry 44 could set the signal quality and set the corresponding delay lines 22 to the best delay setting.	Yes	Processing and at each step in the signal and compares the current sum. The processing circuitry 44 sets the delay line to the delay line throughout the procedure, and measures the processing circuitry 44 there is a delay line and the delay line paths are being added, the signal path is a regular signal path when paths are added the signal path is found after the paths
	An introduction, description, and a detailed description of the invention are provided. The invention relates to a method for determining the best delay line for each delay line by measuring the signal quality and an overall best signal quality measure variable can be determined. With a delay line that does not improve the overall best signal quality, the delay line is set to the processing circuitry 44. The delay line 22b for the path 2 is set, the processing circuitry 44 performing the same procedure as described for the path 2. The processing circuitry 44 sets the delay line to the best delay setting for each delay line. Alternatively, the processing circuitry 44 could set the signal quality and set the corresponding delay lines 22 to the best delay setting.	Yes	TECHNICAL FIELDS SEARCHED (INCL. CL.) G01S 007, G01S 008, G01S 009, G01S 010, G01S 011, G01S 012, G01S 013, G01S 014, G01S 015, G01S 016, G01S 017, G01S 018, G01S 019, G01S 020, G01S 021, G01S 022, G01S 023, G01S 024, G01S 025, G01S 026, G01S 027, G01S 028, G01S 029, G01S 030, G01S 031, G01S 032, G01S 033, G01S 034, G01S 035, G01S 036, G01S 037, G01S 038, G01S 039, G01S 040, G01S 041, G01S 042, G01S 043, G01S 044, G01S 045, G01S 046, G01S 047, G01S 048, G01S 049, G01S 050, G01S 051, G01S 052, G01S 053, G01S 054, G01S 055, G01S 056, G01S 057, G01S 058, G01S 059, G01S 060, G01S 061, G01S 062, G01S 063, G01S 064, G01S 065, G01S 066, G01S 067, G01S 068, G01S 069, G01S 070, G01S 071, G01S 072, G01S 073, G01S 074, G01S 075, G01S 076, G01S 077, G01S 078, G01S 079, G01S 080, G01S 081, G01S 082, G01S 083, G01S 084, G01S 085, G01S 086, G01S 087, G01S 088, G01S 089, G01S 090, G01S 091, G01S 092, G01S 093, G01S 094, G01S 095, G01S 096, G01S 097, G01S 098, G01S 099, G01S 100, G01S 101, G01S 102, G01S 103, G01S 104, G01S 105, G01S 106, G01S 107, G01S 108, G01S 109, G01S 110, G01S 111, G01S 112, G01S 113, G01S 114, G01S 115, G01S 116, G01S 117, G01S 118, G01S 119, G01S 120, G01S 121, G01S 122, G01S 123, G01S 124, G01S 125, G01S 126, G01S 127, G01S 128, G01S 129, G01S 130, G01S 131, G01S 132, G01S 133, G01S 134, G01S 135, G01S 136, G01S 137, G01S 138, G01S 139, G01S 140, G01S 141, G01S 142, G01S 143, G01S 144, G01S 145, G01S 146, G01S 147, G01S 148, G01S 149, G01S 150, G01S 151, G01S 152, G01S 153, G01S 154, G01S 155, G01S 156, G01S 157, G01S 158, G01S 159, G01S 160, G01S 161, G01S 162, G01S 163, G01S 164, G01S 165, G01S 166, G01S 167, G01S 168, G01S 169, G01S 170, G01S 171, G01S 172, G01S 173, G01S 174, G01S 175, G01S 176, G01S 177, G01S 178, G01S 179, G01S 180, G01S 181, G01S 182, G01S 183, G01S 184, G01S 185, G01S 186, G01S 187, G01S 188, G01S 189, G01S 190, G01S 191, G01S 192, G01S 193, G01S 194, G01S 195, G01S 196, G01S 197, G01S 198, G01S 199, G01S 200, G01S 201, G01S 202, G01S 203, G01S 204, G01S 205, G01S 206, G01S 207, G01S 208, G01S 209, G01S 210, G01S 211, G01S 212, G01S 213, G01S 214, G01S 215, G01S 216, G01S 217, G01S 218, G01S 219, G01S 220, G01S 221, G01S 222, G01S 223, G01S 224, G01S 225, G01S 226, G01S 227, G01S 228, G01S 229, G01S 230, G01S 231, G01S 232, G01S 233, G01S 234, G01S 235, G01S 236, G01S 237, G01S 238, G01S 239, G01S 240, G01S 241, G01S 242, G01S 243, G01S 244, G01S 245, G01S 246, G01S 247, G01S 248, G01S 249, G01S 250, G01S 251, G01S 252, G01S 253, G01S 254, G01S 255, G01S 256, G01S 257, G01S 258, G01S 259, G01S 260, G01S 261, G01S 262, G01S 263, G01S 264, G01S 265, G01S 266, G01S 267, G01S 268, G01S 269, G01S 270, G01S 271, G01S 272, G01S 273, G01S 274, G01S 275, G01S 276, G01S 277, G01S 278, G01S 279, G01S 280, G01S 281, G01S 282, G01S 283, G01S 284, G01S 285, G01S 286, G01S 287, G01S 288, G01S 289, G01S 290, G01S 291, G01S 292, G01S 293, G01S 294, G01S 295, G01S 296, G01S 297, G01S 298, G01S 299, G01S 300, G01S 301, G01S 302, G01S 303, G01S 304, G01S 305, G01S 306, G01S 307, G01S 308, G01S 309, G01S 310, G01S 311, G01S 312, G01S 313, G01S 314, G01S 315, G01S 316, G01S 317, G01S 318, G01S 319, G01S 320, G01S 321, G01S 322, G01S 323, G01S 324, G01S 325, G01S 326, G01S 327, G01S 328, G01S 329, G01S 330, G01S 331, G01S 332, G01S 333, G01S 334, G01S 335, G01S 336, G01S 337, G01S 338, G01S 339, G01S 340, G01S 341, G01S 342, G01S 343, G01S 344, G01S 345, G01S 346, G01S 347, G01S 348, G01S 349, G01S 350, G01S 351, G01S 352, G01S 353, G01S 354, G01S 355, G01S 356, G01S 357, G01S 358, G01S 359, G01S 360, G01S 361, G01S 362, G01S 363, G01S 364, G01S 365, G01S 366, G01S 367, G01S 368, G01S 369, G01S 370, G01S 371, G01S 372, G01S 373, G01S 374, G01S 375, G01S 376, G01S 377, G01S 378, G01S 379, G01S 380, G01S 381, G01S 382, G01S 383, G01S 384, G01S 385, G01S 386, G01S 387, G01S 388, G01S 389, G01S 390, G01S 391, G01S 392, G01S 393, G01S 394, G01S 395, G01S 396, G01S 397, G01S 398, G01S 399, G01S 400, G01S 401, G01S 402, G01S 403, G01S 404, G01S 405, G01S 406, G01S 407, G01S 408, G01S 409, G01S 410, G01S 411, G01S 412, G01S 413, G01S 414, G01S 415, G01S 416, G01S 417, G01S 418, G01S 419, G01S 420, G01S 421, G01S 422, G01S 423, G01S 424, G01S 425, G01S 426, G01S 427, G01S 428, G01S 429, G01S 430, G01S 431, G01S 432, G01S 433, G01S 434, G01S 435, G01S 436, G01S 437, G01S 438, G01S 439, G01S 440, G01S 441, G01S 442, G01S 443, G01S 444, G01S 445, G01S 446, G01S 447, G01S 448, G01S 449, G01S 450, G01S 451, G01S 452, G01S 453, G01S 454, G01S 455, G01S 456, G01S 457, G01S 458, G01S 459, G01S 460, G01S 461, G01S 462, G01S 463, G01S 464, G01S 465, G01S 466, G01S 467, G01S 468, G01S 469, G01S 470, G01S 471, G01S 472, G01S 473, G01S 474, G01S 475, G01S 476, G01S 477, G01S 478, G01S 479, G01S 480, G01S 481, G01S 482, G01S 483, G01S 484, G01S 485, G01S 486, G01S 487, G01S 488, G01S 489, G01S 490, G01S 491, G01S 492, G01S 493, G01S 494, G01S 495, G01S 496, G01S 497, G01S 498, G01S 499, G01S 500, G01S 501, G01S 502, G01S 503, G01S 504, G01S 505, G01S 506, G01S 507, G01S 508, G01S 509, G01S 510, G01S 511, G01S 512, G01S 513, G01S 514, G01S 515, G01S 516, G01S 517, G01S 518, G01S 519, G01S 520, G01S 521, G01S 522, G01S 523, G01S 524, G01S 525, G01S 526, G01S 527, G01S 528, G01S 529, G01S 530, G01S 531, G01S 532, G01S 533, G01S 534, G01S 535, G01S 536, G01S 537, G01S 538, G01S 539, G01S 540, G01S 541, G01S 542, G01S 543, G01S 544, G01S 545, G01S 546, G01S 547, G01S 548, G01S 549, G01S 550, G01S 551, G01S 552, G01S 553, G01S 554, G01S 555, G01S 556, G01S 557, G01S 558, G01S 559, G01S 560, G01S 561, G01S 562, G01S 563, G01S 564, G01S 565, G01S 566, G01S 567, G01S 568, G01S 569, G01S 570, G01S 571, G01S 572, G01S 573, G01S 574, G01S 575, G01S 576, G01S 577, G01S 578, G01S 579, G01S 580, G01S 581, G01S 582, G01S 583, G01S 584, G01S 585, G01S 586, G01S 587, G01S 588, G01S 589, G01S 590, G01S 591, G01S 592, G01S 593, G01S 594, G01S 595, G01S 596, G01S 597, G01S 598, G01S 599, G01S 600, G01S 601, G01S 602, G01S 603, G01S 604, G01S 605, G01S 606, G01S 607, G01S 608, G01S 609, G01S 610, G01S 611, G01S 612, G01S 613, G01S 614, G01S 615, G01S 616, G01S 617, G01S 618, G01S 619, G01S 620, G01S 621, G01S 622, G01S 623, G01S 624, G01S 625, G01S 626, G01S 627, G01S 628, G01S 629, G01S 630, G01S 631, G01S 632, G01S 633, G01S 634, G01S 635, G01S 636, G01S 637, G01S 638, G01S 639, G01S 640, G01S 641, G01S 642, G01S 643, G01S 644, G01S 645, G01S 646, G01S 647, G01S 648, G01S 649, G01S 650, G01S 651, G01S 652, G01S 653, G01S 654, G01S 655, G01S 656, G01S 657, G01S 658, G01S 659, G01S 660, G01S 661, G01S 662, G01S 663, G01S 664, G01S 665, G01S 666, G01S 667, G01S 668, G01S 669, G01S 670, G01S 671, G01S 672, G01S 673, G01S 674, G01S 675, G01S 676, G01S 677, G01S 678, G01S 679, G01S 680, G01S 681, G01S 682, G01S 683, G01S 684, G01S 685, G01S 686, G01S 687, G01S 688, G01S 689, G01S 690, G01S 691, G01S 692, G01S 693, G01S 694, G01S 695, G01S 696, G01S 697, G01S 698, G01S 699, G01S 700, G01S 701, G01S 702, G01S 703, G01S 704, G01S 705, G01S 706, G01S 707, G01S 708, G01S 709, G01S 710, G01S 711, G01S 712, G01S 713, G01S 714, G01S 715, G01S 716, G01S 717, G01S 718, G01S 719, G01S 720, G01S 721, G01S 722, G01S 723, G01S 724, G01S 725, G01S 726, G01S 727, G01S 728, G01S 729, G01S 730, G01S 731, G01S 732, G01S 733, G01S 734, G01S 735, G01S 736, G01S 737, G01S 738, G01S 739, G01S 740, G01S 741, G01S 742, G01S 743, G01S 744, G01S 745, G01S 746, G01S 747, G01S 748, G01S 749, G01S 750, G01S 751, G01S 752, G01S 753, G01S 754, G01S 755, G01S 756, G01S 757, G01S 758, G01S 759, G01S 760, G01S 761, G01S 762, G01S 763, G01S 764, G01S 765, G01S 766, G01S 767, G01S 768, G01S 769, G01S 770, G01S 771, G01S 772, G01S 773, G01S 774, G01S 775, G01S 776, G01S 777, G01S 778, G01S 779, G01S 780, G01S 781, G01S 782, G01S 783, G01S 784, G01S 785, G01S 786, G01S 787, G01S 788, G01S 789, G01S 790, G01S 791, G01S 792, G01S 793, G01S 794, G01S 795, G01S 796, G01S 797, G01S 798, G01S 799, G01S 800, G01S 801, G01S 802, G01S 803, G01S 804, G01S 805, G01S 806, G01S 807, G01S 808, G01S 809, G01S 810, G01S 811, G01S 812, G01S 813, G01S 814, G01S 815, G01S 816, G01S 817, G01S 818, G01S 819, G01S 820, G01S 821, G01S 822, G01S 823, G01S 824, G01S 825, G01S 826, G01S 827, G01S 828, G01S 829, G01S 830, G01S 831, G01S 832, G01S 833, G01S 834, G01S 835, G01S 836, G01S 837, G01S 838, G01S 839, G01S 840, G01S 841, G01S 842, G01S 843, G01S 844, G01S 845, G01S 846, G01S 847, G01S 848, G01S 849, G01S 850, G01S 851, G01S 852, G01S 853, G01S 854, G01S 855, G01S 856, G01S 857, G01S 858, G01S 859, G01S 860, G01S 861, G01S 862, G01S 863, G01S 864, G01S 865, G01S 866, G01S 867, G01S 868, G01S 869, G01S 870, G01S 871, G01S 872, G01S 873, G01S 874, G01S 875, G01S 876, G01S 877, G01S 878, G01S 879, G01S 880, G01S 881, G01S 882, G01S 883, G01S 884, G01S 885, G01S 886, G01S 887, G01S 888, G01S 889, G01S 890, G01S 891, G01S 892, G01S 893, G01S 894, G01S 895, G01S 896, G01S 897, G01S 898, G01S 899, G01S 900, G01S 901, G01S 902, G01S 903, G01S 904, G01S 905, G01S 906, G01S 907, G01S 908, G01S 909, G01S 910, G01S 911, G01S 912, G01S 913, G01S 914, G01S 915, G01S 916, G01S 917, G01S 918, G01S 919, G01S 920, G01S 921, G01S 922, G01S 923, G01S 924, G01S 925, G01S 926, G01S 927, G01S 928, G01S 929, G01S 930, G01S 931, G01S 932, G01S 933, G01S 934, G01S 935, G01S 936, G01S 937, G01S 938, G01S 939, G01S 940, G01S 941, G01S 942, G01S 943, G01S 944, G01S 945, G01S 946, G01S 947, G01S 948, G01S 949, G01S 950, G01S 951, G01S 952, G01S 953, G01S 954, G01S 955, G01S 956, G01S 957, G01S 958, G01S 959, G01S 960, G01S 961, G01S 962, G01S 963, G01S 964, G01S 965, G01S 966, G01S 967, G01S 968, G01S 969, G01S 970, G01S 971, G01S 972, G01S 973, G01S 974, G01S 975, G01S 976, G01S 977, G01S 978, G01S 979, G01S 980, G01S 981, G01S 982, G01S 983, G01S 984, G01S 985, G01S 986, G01S 987, G01S 988, G01S 989, G01S 990, G01S 991, G01S 992, G01S 993, G01S 994, G01S 995, G01S 996, G01S 997, G01S 998, G01S 999, G01S 1000, G01S 1001, G01S 1002, G01S 1003, G01S 1004, G01S 1005, G01S 1006, G01S 1007, G01S 1008, G01S 1009, G01S 1010, G01S 1011, G01S 1012, G01S 1013, G01S 1014, G01S 1015, G01S 1016, G01S 1017, G01S 1018, G01S 1019, G01S 1020, G01S 1021, G01S 1022, G01S 1023, G01S 1024, G01S 1025, G01S 1026, G01S 1027, G01S 1028, G01S 1029, G01S 1030, G01S 1031, G01S 1032, G01S 1033, G01S 1034, G01S 1035, G01S 1036, G01S 1037, G01S 1038, G01S 1039, G01S 1040, G01S 1041, G01S 1042, G01S 1043, G01S 1044, G01S 1045, G01S 1046, G01S 1047, G01S 1048, G01S 1049, G01S 1050, G01S 1051, G01S 1052, G01S 1053, G01S 1054, G01S 1055, G01S 1056, G01S 1057, G01S 1058, G01S 1059, G01S 1060, G01S 1061, G01S 1062, G01S 1063, G01S 1064, G01S 1065, G01S 1066, G01S 1067, G01S 1068, G01S 1069, G01S 1070, G01S 1071, G01S 1072, G01S 1073, G01S 1074, G01S 1075, G01S 1076, G01S 1077, G01S 1078, G01S 1079, G01S 1080, G01S 1081, G01S 1082, G01S 1083, G01S 1084, G01S 1085, G01S 1086, G01S 1087, G01S 1088, G01S 1089, G01S 1090, G01S 1091, G01S 1092, G01S 1093, G01S 1094, G01S 1095, G01S 1096, G01S 1097, G01S 1098, G01S 1099, G01S 1100, G01S 1101, G01S 1102, G01S 1103, G01S 1104, G01S 1105, G01S 1106, G01S 1107, G01S 1108, G01S 1109, G01S 1110, G01S 1111, G01S 1112, G01S 1113, G01S 1114, G01S 1115, G01S 1116, G01S 1117, G01S 1118, G01S 1119, G01S 1120, G01S 1121, G01S 1122, G01S 1123, G01S 1124, G01S 1125, G01S 1126, G01S 1127, G01S 1128, G01S 1129, G01S 1130, G01S 1131, G01S 1132, G01S 1133, G01S 1134, G01S 1135, G01S 1136, G01S 1137, G01S 1138, G01S 1139, G01S 1140, G01S 1141, G01S 1142, G01S 1143, G01S 1144, G01S 1145, G01S 1146, G01S 1147, G01S 1148, G01S 1149, G01S 1150, G01S 1151, G01S 1152, G01S 1153, G01S 1154, G01S 1155, G01S 1156, G01S 1157, G01S 1158, G01S 1159, G01S 1160, G01S 1161, G01S 1162, G01S 1163, G01S 1164, G01S 1165, G01S 1166, G01S 1167, G01S 1168, G01S 1169, G01S 1170, G01S 1171, G01S 1172, G01S 1173, G01S 1174, G01S 1175, G01S 1176, G01S 1177, G01S 1178, G01S 1179, G01S 1180, G01S 1181, G01S 1182, G01S 1183, G01S 1184, G01S 1185, G01S 1186, G01S 1187, G01S 1188, G01S 1189, G01S 1190, G01S 1191, G01S 1192, G01S 1193, G01S 1194, G01S 1195, G01S 1196, G01S 1197, G01S 1198, G01S 1199, G01S 1200, G01S 1201, G01S 1202, G01S 1203, G01S 1204, G01S 1205, G01S 1206, G01S 1207, G01S 1208, G01S 1209, G01S 1210, G01S 1211, G01S 1212, G01S 1213, G01S 1214, G01S 1215, G01S 1216, G01S 1217, G01S 1218, G01S 1219, G01S 1220, G01S 1221, G01S 1222, G01S 1223, G01S 1224, G01S 1225, G01S 1226, G01S 1227, G01S 1228, G01S 1229, G01S 1230, G01S 1231, G01S 1232, G01S 1233, G01S 1234, G01S 123